

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR UNITED STATES PATENT

FOR

**OPTICAL LOGIC DEVICES BASED ON STABLE, NON-ABSORBING
OPTICAL HARD LIMITERS**

Inventors:

Erik V. Johnson
196 Spadina Road
Toronto, Ontario M5R 2V1
CANADA

Edward H. Sargent
1206-400 Walmer Road
Toronto, Ontario M5P 2X7
CANADA

Attorney Docket No.: 2204/C01

Client Reference No.: 14210BAUS02U

Attorneys:

BROMBERG & SUNSTEIN LLP
125 Summer Street
Boston, MA 02110
(617) 443-9292

**OPTICAL LOGIC DEVICES BASED ON STABLE, NON-ABSORBING
OPTICAL HARD LIMITERS**

5

PRIORITY

The present application claims priority from United States Provisional Patent Application No. 60/267,879, which was filed on February 9, 2001, and is hereby incorporated herein by reference in its entirety.

10

CROSS-REFERENCE TO RELATED APPLICATION(S)

The present application may be related to the following commonly owned United States patent application, which is hereby incorporated herein by reference in its entirety:

United States Patent Application No. ~~XX/XXX,XXX~~ entitled ~~OPTICAL~~
~~LIMITER BASED ON NONLINEAR REFRACTION~~, filed on May 1, 2001 in
the names of Edward H. Sargent and Lukasz Brzozowski.

20

FIELD OF THE INVENTION

The present invention relates generally to optical information processing, and more particularly to optical logic gates based on stable, non-absorbing optical hard limiters.

25

BACKGROUND OF THE INVENTION

30

In today's information age, optical communication technologies are being used more and more frequently for transmitting information at very high speeds. Traditionally, information processing equipment (such as switches, routers, and computers) process information electronically.

35

Therefore, optical communications are often converted into electronic form for processing by the information processing equipment. This electronic

processing is slow relative to the speed of the optical communications themselves, and thus often becomes a "bottleneck" of optical communication and processing systems.

5

SUMMARY OF THE INVENTION

In accordance with one aspect of the invention, various optical logic devices are formed using stable, non-absorbing optical hard limiters. These optical logic devices are able to process information optically without the need to convert the information to an electronic form for processing electronically.

In accordance with another aspect of the invention, an optical gain element is formed using three stable, non-absorbing optical hard limiters.

In accordance with yet another aspect of the invention, an optical AND gate is formed using the transmitted signal of a single stable, non-absorbing optical hard limiter.

In accordance with still another aspect of the invention, an optical OR gate is formed using an optical gain element.

In accordance with still another aspect of the invention, an optical XOR gate is formed by coupling the reflected output of a stable, non-absorbing optical hard limiter as the input to an optical gain element.

In accordance with still another aspect of the invention, an optical NOT gate is formed by coupling the reflected output of a stable, non-absorbing optical hard limiter as the input to an optical gain element.

In accordance with still another aspect of the invention, an optical NAND gate is formed by coupling the output of an optical AND gate as the input to an optical NOT gate.

5 In accordance with still another aspect of the invention, an optical NOR gate is formed by coupling the output of an optical OR gate as the input to an optical NOT gate.

10 BRIEF DESCRIPTION OF THE DRAWINGS

In the accompanying drawings:

FIG. 1 is a schematic block diagram showing the input, transmitted output, and reflected output of an exemplary optical hard limiter in accordance with an embodiment of the present invention;

FIG. 2A is a graph showing the idealized transmitted transfer function of an optical hard limiter in accordance with an embodiment of the present invention;

FIG. 2B is a graph showing the simulated transmitted transfer functions for finite optical hard limiters with different numbers of layers in accordance with an embodiment of the present invention;

FIG. 3 is a graph showing the idealized reflected transfer function of an optical hard limiter in accordance with an embodiment of the present invention;

FIG. 4 is a schematic block diagram showing an optical gain element in accordance with an embodiment of the present invention;

FIG. 5 is a graph showing the idealized transfer function of an optical gain element in accordance with an embodiment of the present invention;

FIG. 6 is a schematic block diagram showing an optical AND gate in accordance with an embodiment of the present invention;

FIG. 7 is a schematic block diagram showing an optical OR gate in accordance with an embodiment of the present invention;

FIG. 8 is a schematic block diagram showing an optical XOR gate in accordance with an embodiment of the present invention;

FIG. 9 is a schematic block diagram showing an optical NOT gate in accordance with an embodiment of the present invention;

5 FIG. 10 is a schematic block diagram showing an optical NAND gate in accordance with an embodiment of the present invention; and

FIG. 11 is a schematic block diagram showing an optical NOR gate in accordance with an embodiment of the present invention.

10

DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT

All-optical logic devices are able to process information optically without the need to convert the information to an electronic form for
15 processing electronically.

All-optical logic devices typically either continue to rely on electronic carrier transitions, such as those which rely on semiconductor optical amplifiers, (USP# 5,999,283) or diode/laser/LED/SEED/variable
20 transmission combinations, (USP# 4128300, 4764889), consist of non-integrable systems, (USP# 4932739, 4962987, 4992654, 5078464, 5144375, 5655039, 5831731) narrowly defined devices which can only perform a single operation, (USP# 5315422, 5,831,731), extremely slow devices (US Patents 6005791) or other interference effect devices (USP# 4262992, 5623366). The devices that
25 use carriers do not circumvent the fundamental limit, although they do allow this limit to be more closely approached. These devices are most useful when only the fast components of the nonlinearity are sampled, such as are done in time division demultiplexers. The non-integrable systems, although interesting laboratory experiments and good proofs-of-concept, are not
30 practical for commercial application. The narrowly defined, but integrable, devices do not have the flexibility to enable large scale integration, and since they typically rely on a loss mechanism, such as coupling to a radiative mode, are not efficient for multiple levels of switching.

The all-optical logic devices of the present invention are based on stable non-absorbing optical hard limiters. An exemplary stable, non-absorbing optical hard limiter is described in the related application entitled

5 **OPTICAL LIMITER BASED ON NONLINEAR REFRACTION**, which was incorporated by reference above. Typically, these stable non-absorbing optical hard limiters consist of alternating layers of materials with different linear indices and oppositely signed Kerr coefficients. This construction maintains the center of the stopband in generally the same spectral location,

10 thereby providing stability. The linear and non-linear indices of the layers are such that the material with the lower linear index has a positive Kerr coefficient and the material with the higher linear index has a negative Kerr coefficient. Devices with these properties typically exhibit three regimes of operation, specifically a first regime bounded by input intensities from 0 to I_1

15 in which the signal is completely reflected, a second regime bounded by input intensities from I_1 to I_2 in which the transmitted signal increases and the reflected signal decreases as intensity increases, and a third regime above input intensity I_2 in which all light above a certain level is reflected. The existence of these three regimes enables these devices to be used in optical

20 logic applications. As the nonideality of the device increases, the curve is smoothed. For these devices, I_2 is defined as the input intensity at which the built-in optical grating has disappeared completely, and I_1 is defined as half of I_2 . In various embodiments of the present invention, intensity I_2 represents a logic one (high), and intensity zero represents a logic zero (low).

25

FIG. 1 shows a "black box" view of an exemplary optical hard limiter 100. The optical hard limiter 100 outputs a transmitted signal and a reflected signal based upon the intensity of an input signal.

30

FIG. 2A shows the idealized transmitted transfer characteristics 200 of the optical hard limiter 100. As shown, the transmitted signal is zero for input signals from zero to I_1 . The transmitted signal increases from zero to I_2 as the

input signal increases from I_1 to I_2 . The transmitted signal is limited to I_2 for input signals above I_2 .

In actuality, the transmitted transfer characteristics of the optical hard limiter 100 generally differ from the idealized transmitter transfer characteristics 200 shown in FIG. 2A, and depend upon the number of layers in the optical hard limiter 100. FIG. 2B shows simulated transmitted transfer characteristics 210 for finite devices having different numbers of layers. Devices with more layers approach the piecewise linear behavior of the idealized transmitted transfer characteristics 200 shown in FIG. 2A.

FIG. 3 shows the idealized reflected transfer characteristics 300 of the optical hard limiter 100. As shown, the reflected signal increases from zero to I_1 as the input signal increases from zero to I_1 . The reflected signal decreases from I_1 to zero as the input signal increases from I_1 to I_2 . The reflected signal increases as the input signal increases above I_2 .

As with the transmitted transfer characteristics, the actual reflected transfer characteristics of the optical hard limiter 100 generally differ from the idealized reflected transfer characteristics 300 shown in FIG. 3, and depend upon the number of layers in the optical hard limiter 100. Simulated reflected transfer characteristics for finite devices having different numbers of layers are omitted for convenience.

Various all-optical logic devices make use of the transmitted signal and/or the reflected signal of one or more optical hard limiters. Furthermore, various all-optical logic devices can be combined to form additional all-optical logic devices and circuits. A number of exemplary all-optical logic devices based on stable non-absorbing optical hard limiters are described below. It should be noted that other all-optical logic devices can be formed, and the present invention is not limited to the devices shown or to any particular

devices. It will be apparent to a skilled artisan how other all-optical logic devices can be formed using the described all-optical logic devices.

It should be noted that, in the described all-optical logic devices, signals are often combined in some proportion using a coupler that is external to the optical hard limiter. The described all-optical logic devices are based on a coupler that reduces the signal intensity by half. It should be noted, however, that the present invention is not limited to the use of such couplers or to couplers that reduce the signal intensity by half.

A gain device converts an input signal from $\{0, I1\}$ to an output signal from $\{0, I2\}$. FIG. 4 shows an exemplary all-optical gain device 400 that is created using the transmission characteristics of three optical hard limiters connected in series. The all-optical gain device converts an input signal $X1$ from $\{0, I1\}$ to an output signal $X2$ from $\{0, I2\}$. FIG. 5 shows the idealized transfer function 500 of the exemplary gain device 400.

An AND gate outputs a logic one (high) if and only if both inputs are logic one (high) and otherwise outputs a logic zero (low). FIG. 6 shows an exemplary all-optical AND gate 600 that is created using the transmission characteristics of a single optical hard limiter. Inputs $X2$ and $Y2$ are combined, and the combined input is fed into an optical hard limiter. The transmitted signal of the optical hard limiter is used as the output of the all-optical AND gate 600. The following table shows the combined input to the limiter and the transmitter signal output of the limiter for the various input signal combinations:

Input X2	Input Y2	Combined input to limiter	Transmitted signal output
0	0	0	0
0	I2	I1	0
I2	0	I1	0
I2	I2	I2	I2

When the input signal X2 is zero (low) and the input signal Y2 is zero (low), the combined input to the limiter is zero (low). The transmitted signal output of the limiter is zero (low) when the input to the limiter is zero (low).

5 Therefore, the output of the all-optical AND gate is zero (low).

When the input signal X2 is zero (low) and the input signal Y2 is one (high), the combined input to the limiter is I1. The transmitted signal output of the limiter is zero (low) when the input to the limiter is I1. Therefore, the
10 output of the all-optical AND gate is zero (low).

When the input signal X2 is one (high) and the input signal Y2 is zero (low), the combined input to the limiter is I1. The transmitted signal output of the limiter is zero (low) when the input to the limiter is I1. Therefore, the
15 output of the all-optical AND gate is zero (low).

When the input signal X2 is one (high) and the input signal Y2 is one (high), the combined input to the limiter is I2. The transmitted signal output of the limiter is one (high) when the input to the limiter is I2. Therefore, the
20 output of the all-optical AND gate is one (high).

An OR gate outputs a logic one (high) if either or both inputs are logic one (high) and otherwise outputs a logic zero (low). FIG. 7 shows an exemplary all-optical OR gate 700 that is created using the all-optical gain device 400. Inputs X2 and Y2 are combined, and the combined input is fed
25 into a gain element 400. The output of the gain element 400 is used as the output of the all-optical OR gate 700. The following table shows the combined input to the gain element 400 and the gain element output for the various input signal combinations:

30

Input X2	Input Y2	Combined input to gain element	Gain element output
----------	----------	--------------------------------	---------------------

0	0	0	0
0	I2	I1	I2
I2	0	I1	I2
I2	I2	I2	I2

When the input signal X2 is zero (low) and the input signal Y2 is zero (low), the combined input to the gain element is zero (low). The gain element outputs a zero (low) when its input is zero (low). Therefore, the output of the all-optical OR gate is zero (low).

When the input signal X2 is zero (low) and the input signal Y2 is one (high), the combined input to the gain element is I1. The gain element outputs a one (high) when its input is I1. Therefore, the output of the all-optical OR gate is one (high).

When the input signal X2 is one (high) and the input signal Y2 is zero (low), the combined input to the gain element is I1. The gain element outputs a one (high) when its input is I1. Therefore, the output of the all-optical OR gate is one (high).

When the input signal X2 is one (high) and the input signal Y2 is one (high), the combined input to the gain element is I2. The gain element outputs a one (high) when its input is I2. Therefore, the output of the all-optical OR gate is one (high).

An XOR (exclusive-OR) gate outputs a logic one (high) if either one but not both inputs are a logic one (high) and otherwise outputs a logic zero (low). FIG. 8 shows an exemplary all-optical XOR gate 800 that is created using the reflected signal of an optical hard limited in series with an all-optical gain device 400. Inputs X2 and Y2 are combined, and the combined input is fed into an optical hard limiter. The reflected signal of the optical hard limiter is fed into a gain element 400. The output of the gain element 400

is used as the output of the all-optical XOR gate 800. The following table shows the combined input to the limiter, the reflected signal output to the gain element 400, and the gain element output for the various input signal combinations:

5

Input X2	Input Y2	Combined input to limiter	Reflected signal output to gain element	Gain element output
0	0	0	0	0
0	I2	I1	I1	I2
I2	0	I1	I1	I2
I2	I2	I2	0	0

When the input signal X2 is zero (low) and the input signal Y2 is zero (low), the combined input to the limiter is zero (low). The reflected signal output of the limiter is zero (low) when the input to the limiter is zero (low). The gain element outputs a zero (low) when its input is zero (low). Therefore, the output of the all-optical XOR gate is zero (low).

When the input signal X2 is zero (low) and the input signal Y2 is one (high), the combined input to the limiter is I1. The reflected signal output of the limiter is I1 when the input to the limiter is I1. The gain element outputs a one (high) when its input is I1. Therefore, the output of the all-optical XOR gate is one (high).

When the input signal X2 is one (high) and the input signal Y2 is zero (low), the combined input to the limiter is I1. The reflected signal output of the limiter is I1 when the input to the limiter is I1. The gain element outputs a one (high) when its input is I1. Therefore, the output of the all-optical XOR gate is zero (low).

When the input signal X2 is one (high) and the input signal Y2 is one (high), the combined input to the limiter is I2. The reflected signal output of

the limiter is zero (low) when the input to the limiter is I2. The gain element outputs a zero (low) when its input is zero (low). Therefore, the output of the all-optical AND gate is one (high).

A NOT gate outputs a logic one (high) if a single input is a logic zero (low) and outputs a logic zero (low) if the single input is a logic one (high).

FIG. 9 shows an exemplary all-optical NOT gate 900 that is created using the reflected signal of an optical hard limiter in series with an all-optical gain device 400. The all-optical NOT gate 900 is a special case of the all-optical XOR gate 800 in which the input Y2 is fixed at a logic one (high). Without further explanation, the following table shows the combined input to the limiter, the reflected signal output to the gain element 400, and the gain element output for the various input signal combinations:

Input X2	Fixed input I2	Combined input to limiter	Reflected signal output to gain element	Gain element output
0	I2	I1	I1	I2
I2	I2	I2	0	0

Additional all-optical logic gates and circuits can be formed using the transmitted and reflected signals of the optical hard limiter. Furthermore, the all-optical logic gates described above can be used as building blocks to form additional all-optical logic gates and circuits.

FIG. 10 shows an all-optical NAND gate 1000 formed by coupling the output of an all-optical AND gate 600 as the input to an all-optical NOT gate 900.

FIG. 11 shows an all-optical NOR gate 1100 formed by coupling the output of an all-optical OR gate 700 as the input to an all-optical NOT gate 900.

Additional considerations are discussed in E.V. Johnson, **ALL-
OPTICAL SIGNAL PROCESSING AND PACKET FORWARDING USING
NONMONOTONIC INTENSITY TRANSFER CHARACTERISTICS**, a

5 thesis submitted in conformity with the requirements for the degree of Master
of Applied Science, Graduate Department of Electrical and Computer
Engineering, University of Toronto (2001), which is hereby incorporated
herein by reference in its entirety.

10 The present invention may be embodied in other specific forms
without departing from the true scope of the invention. The described
embodiments are to be considered in all respects only as illustrative and not
restrictive.